Instruction Set Synthesis Using Operation Pattern Detection
نویسندگان
چکیده
منابع مشابه
A Reversible Instruction Set Architecture and AlgorithmsJ
We describe a reversible Instruction Set Architecture using recently developed reversible logic design techniques. Such an architecture has the dual advantage of being able to run backwards and of being, in theory, implementable so as to dissipate less than log 2 kT joules per bit operation. We analyze several basic control structures and algorithms on the architecture, showing that, for exampl...
متن کاملSynthesizable HDL Generation for Pipelined Processors from a Micro-Operation Description
A synthesizable HDL generation method for pipelined processors is proposed. By using the proposed method, data-path and control logic descriptions of a target processor is generated from a clock based instruction set specification. From the experimental results, feasibility of the proposed method is evaluated and the amount of processor design time was drastically reduced than that of conventio...
متن کاملAutomatic Instruction Set Design Through Efficient Instruction Encoding for Application-Specific Processors
Application-specific instructions can significantly improve the performance, energy-efficiency, and code size of configurable processors. While generating new instructions from application-specific operation patterns has been a common way to improve the instruction set (IS) of a configurable processor, automating the design of IS’s for given applications poses new challenges. This IS synthesis ...
متن کاملOrganizing Pattern Libraries for ASIP Design
In this paper we propose a new method to arrange a library of application-graph patterns. Such libraries are employed in the design process for ApplicationSpecific Instruction-set Processors (ASIPs) to find opportunities to specialize a processor instruction-set for an application domain. In current approaches, these libraries are unordered data collections. Therefore, to search a library for a...
متن کاملVerification Challenges in Configurable Processor Design with ASIP Meister
In this presentation, several verification problems in configurable processor design synthesis are illustrated. Our research group (PEAS Project) has been developing a novel design methodology of configurable processor, that includes higher level processor specification description, HDL description generation from the specification, Flexible Hardware Model (FHM) for resource management for HDL ...
متن کامل